

jc549 U.S. H  
09/22/98

Atty. Docket No. FI9-98-065

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**  
**Patent Application Transmittal**

Assistant Commissioner for Patents  
Washington, D.C. 20231

Date: September 22, 1998

IBM Corporation  
1580 State Route 52  
Dept. 18G, Bldg. 300-482  
Hopewell Junction, NY 12533

Sir:

Transmitted herewith for filing is the **Patent Application** of:

Inventor: Hormazdyar M. Dalal, et al.

# For: A MULTI-LAYER ELECTRONIC PACKAGE AND METHOD FOR MAKING SAME

je542 U.S. PTO  
09/158616

Enclosed are:

7 sheets of drawings.

An assignment of the invention to International Business Machines Corporation, Armonk, New York 10504.

Declaration and Power of Attorney.

Information Disclosure Statement.  An associate power of attorney.

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)
For:	No. Filed	No. Extra
Basic Fee		
Total Claims	<b>52-20 =</b>	<b>32</b>
Indep. Claims	<b>3 - 3 =</b>	<b>0</b>
<input type="checkbox"/> <b>Multiple Dependent Claim Presented</b>		
<hr/>		
<b>Surcharge-Late Filing Fee or Oath or Declaration</b>		

Other Than Small Entity	
Rate	Fee
	\$ 790.00
x \$22.00=	704.00
x \$82.00=	.00
\$270.00	.00
Subtotal	.00
\$130.00	
<b>TOTAL</b>	<b>\$1494.00</b>

### Deposit Account Authorization

Please charge Deposit Account No. 09-0458 in the amount of \$ 1494.00. A duplicate copy of this sheet is enclosed.

The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 09-0458. A duplicate copy of this sheet is enclosed.

Any additional filing fees required under 37 C.F.R. §1.16.

Any patent application processing fees under 37 C.F.R. §1.17.

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE AS EXPRESS MAIL IN AN ENVELOPE ADDRESSED TO. COMMISSIONER OF PATENTS AND TRADEMARKS, WASHINGTON, D.C. 20231. THE APPLICANT AND/OR ATTORNEY REQUESTS THE DATE OF DEPOSIT AS THE FILING DATE.

Express Mail No: EE443818481US

Date of Deposit: September 22, 1998

**Name of Person**

Making Deposit: RobinAnn Zeno

### Signature

Deposit: RobinAnn Zeno  
*RobinAnn Zeno* 9/24/98

Respectfully submitted,  
Hormazdyar M. Dalal, et al.

by: Steven Capella  
Steven Capella, Attorney  
Registration #33,086  
Tel. No. (914) 894-3669      FI-412

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

APPLICANT NAME: Dalal et al.

TITLE: A MULTI-LEVEL ELECTRONIC PACKAGE AND  
METHOD FOR MAKING SAME

DOCKET No.: FI9-98-065

INTERNATIONAL BUSINESS MACHINES CORPORATION

CERTIFICATE OF MAILING UNDER 37 CFR 1.10

I hereby certify that, on the date shown below, this correspondence  
is being deposited with the United States Postal Service in an envelope  
addressed to the Assistant Commissioner for Patents, Box Patent Application,  
Washington, D.C., 20231 as "Express Mail Post Office to Addressee"

Mailing Label No. FE443818481US

on September 22, 1998

RobinAnn Zeno

Name of person mailing paper

RobinAnn Zeno  
Signature

9/22/98

Date

**A MULTI-LEVEL ELECTRONIC PACKAGE AND METHOD FOR MAKING  
SAME**

**BACKGROUND OF THE INVENTION**

**1. TECHNICAL FIELD**

5        This invention generally relates to electronic packaging, and more specifically relates to three-dimensional packaging to package electrical devices.

**2. BACKGROUND ART**

10      The fabrication of integrated semiconductor devices involves forming a plurality of devices on a semiconductor wafer. The wafer is then divided up into a plurality of pieces called “chips” or “semiconductor dies,” with each chip comprising one or more semiconductor devices. Each chip is then placed in a “package” that has external connections (generally called “pins” or “leads”) to provide accesses to signals on the chip.

15      Many different packages for integrated circuits have been developed. One popular package is the dual in-line package (DIP). The DIP is commonly a plastic package for many commercial applications, but also comes in ceramic packages for applications that require higher operating temperature. As the number of pins on a

package were increased, new packages were developed, such as the pin grid array (PGA). A PGA package typically has rows and columns of pins in an array, and may be either plastic or ceramic as well. As the size of electronic boards continues to shrink, other packages have been developed that provide a higher density of 5 connections in a given space.

For example, surface-mount devices have been developed that have a ceramic package (or module) with solder pads that provide connections to the integrated circuit. These solder pads may be made much smaller than the area required by a pin in prior art DIP and PGA packages, resulting in a higher connection density. These 10 types of surface-mount technology (SMT) packages have various names such as small outline integrated circuit (SOIC), chip scale package (CSP), small outline transistor (SOT), small outline J-lead (SOJ), fine pitch ball grid array (FPBGA), and micro-ball grid array ( $\mu$ -BGA).

Surface mount modules may be mounted on a variety of different types of 15 circuit boards, circuit modules, or other substrates (referred to herein generically as a “system board”). A system board designed to receive a surface mount module typically provides landing pads that align with the landing pads on the module. Solder balls or solder bumps may be formed on either the module landing pads, the system board landing pads, or both. The surface mount module is then placed on the 20 system board and the entire assembly is heated until the solder balls flow and form a good electrical connection between landing pads. The array of solder balls thus serve

as an interconnect mechanism between the landing pads on the module and the landing pads on the system board.

As an example of surface mount modules, ball grid array (BGA) and column grid array (CGA) chip carrier modules have used arrays of solder balls or columns

- 5 (sometimes referred to as cylinders) as input and output connections. In this application, the term “solder balls” will be used generically to refer to the balls, bumps, columns, cylinders or other suitable connections used as surface mount module interconnects. Generally, the array of solder balls are arranged on a dense pitch of 1.0 and 1.27 millimeters. With a dense array of solder balls covering one
- 10 side of the module, BGA and CGA modules can provide a large number of input and output connections to the chip in the module without using excessive space.

When the modules are connected to the system board, the modules are flipped over and placed so that the array of solder balls are aligned with the corresponding array of landing pads on the system board. The module and system board are then

- 15 heated, allowing the solder paste, which is screened on an array of landing pads, to melt and flow into the system board. This establishes the physical and electrical connection between the module and the system board.

Designers are attempting to put more and more packages on one system board. This is happening for several reasons. First, having all the functions on one board

- 20 makes the design of the system cheaper. Second, designers have become forced to

put everything on one board because the physical size of the devices they are developing are becoming much smaller. For instance, global positioning systems, which are very complex digital and analog devices, are being designed now that are hand-held. Such devices require that a large number of packages fit onto one board.

5     The problem that designers are facing is that they are reaching the limits of current board design in that they can pack no more packages on a single board, yet they still desire that more functionality be placed on one board. Also, by using one system board, if a customer only needs the functionality of one part of the board, the only choices the customer has are to either buy the entire board and not use part of the 10 functionality or buy another, completely different board.

One solution to these problems that some designers have tried is to create multi-level packages. By using multi-level packages, the system board can be made to grow upward instead of outward. Thus, more circuits may be packed onto the same two dimensional boards. These multi-level packages generally have multiple 15 levels of chips, each level of chips being attached to the next level of chips through some type of connection means (SOJ, SOIC, *etc.*).

There are several problems with multi-level chip designs. First, the multi-level designs do not readily allow for “mix and match” components. In other words, if a customer wishes to use a first company’s digital signal processor (DSP) with a 20 different company’s radio frequency (RF) electronics, the customer basically has to

make his or her own system board on which to place these various packages. This can be very expensive and time consuming.

Second, radio frequency or electrical shielding is limited or nonexistent in these multi-level packages. This limits the types of devices that can be placed in a 5 multi-level package. Current multi-level packages that contain RF and digital devices will perform poorly because of the lack of electrical shielding between the RF and digital devices. For mixed packages, electrical shielding is very important because digital devices will generally emit electrical emissions at around the frequency of operation and at harmonics thereof. These emissions will negatively affect both RF 10 components and, to a lesser degree, other digital components. RF components may begin to intermittently track the frequency or harmonics of the digital components. Or RF components may “add” these stray emissions to their input or output data stream, thus yielding incorrect data. In addition, RF components will generally emit their own electrical radiation. This radiation may affect the digital devices if the 15 devices are not isolated in an insulating package, although the effect of this radiation is somewhat less than the effect of digital radiation on RF components.

There are variety of techniques used to reduce or eliminate electrical radiation between or from digital or RF components. For instance, ground planes for the two devices may be kept completely separate or are joined at only one point. In addition 20 to this method, a well-known and respected method of reducing radiation from a device (particularly an RF device) is a Faraday shield. Faraday shields are generally

“cans” made of metal. The can is placed over sensitive components and the metal can is then grounded. The grounded metal layer of the can prevents electromagnetic emissions emitted inside the can from escaping the can. The grounded layer also prevents electrical emissions emitted outside the can from entering the inner portion.

5 These cans are generally grounded in several places around the can’s periphery.

Current multi-level packages, however, do not allow for cans or other shielding to prevent or reduce the effects of electronic radiation. Thus, mixed digital and RF components cannot be used together in a multi-level device without having each device exposed to possible electronic radiation and its accompanying errors.

10 Without a way to easily join products from several vendors in an extensible, compartmentalized, three-dimensional design while allowing mixed digital and analog components having radio frequency shielding between the two types of components, system board designers will be relegated to designing new, larger boards and may have to make end products larger to fit the boards.

## DISCLOSURE OF INVENTION

The preferred embodiment of the present invention provides a multi-level package, and method for making the package, that offers a small size with compartmentalized areas that can allow for radiation shielding.

5        The package comprises cards and interposers that are stacked upon one another to allow for small, efficient package size. In its simplest embodiment, the invention comprises two cards and an interposer interposed between the two cards. Each card is able to have packages, chips, or devices on both sides. The interposer preferably has an opening, and the combination of the interposer's opening and the

10      two cards form a cavity. The cavity allows for a high amount of components to be packed into a small, three-dimensional space. The interposer supports metal routing and through-hole connections and, in combination with both cards, will act like a Faraday shield. Components inside the cavity will be shielded from electromagnetic radiation emanating from outside the cavity and components outside the cavity will

15      be shielded from electromagnetic radiation emanating from inside the cavity. The two cards and interposer can be multi-layered and support any type of chip or package connection, including through-hole and surface mount connections.

20      The foregoing and other features and advantages of the invention will be apparent from the following more particular description of the preferred embodiments of the invention, as illustrated in the accompanying drawings.

## BRIEF DESCRIPTION OF DRAWINGS

The preferred exemplary embodiment of the present invention will hereinafter be described in conjunction with the appended drawings, where like designations denote like elements, and:

5 FIG. 1 shows several views of a top card in accordance with a preferred embodiment of the invention;

FIG. 2 shows several views of an interposer in accordance with a preferred embodiment of the invention;

10 FIG. 3 shows several views of a bottom card in accordance with a preferred embodiment of the invention;

FIG. 4 shows a cross-sectional view of a preferred embodiment of the present invention;

FIG. 5 shows another cross-sectional view of a preferred embodiment of the present invention;

15 FIG. 6 shows a three-dimensional view of a preferred embodiment of the present invention;

FIG. 7 shows a cross-sectional view of another preferred embodiment of the present invention; and

FIG. 8 diagrams a method for using a preferred embodiment of the present invention.

## BEST MODE FOR CARRYING OUT THE INVENTION

A preferred embodiment of the present invention provides a multi-level package, and method for making the package, that offers a small size while providing compartmentalized RF and digital areas and radiation shielding for both, if shielding 5 is desired.

The package comprises cards and interposers that are stacked upon one another to allow for small, efficient package size. In a preferred embodiment, the invention comprises two cards and an interposer interposed between the two cards. Each card is able to have packages, chips, or devices on both sides. The interposer 10 preferably has an opening, and the combination of the interposer's opening and the two cards form a cavity. The cavity allows for a high amount of components to be packed into a small, three-dimensional space. The interposer supports metal routing and through-hole connections and, in combination with both cards, will act like a Faraday shield. Components inside the cavity will be shielded from electromagnetic 15 radiation emanating from outside the cavity (and vice versa). The two cards and interposer can be multi-layered and support any type of chip or package connection, including through-hole and surface mount connections.

In a preferred embodiment of the invention, each card and interposer is 20 preferably an organic laminate card. These cards can be multi-layered and can support any chip or package attachment methods, such as through-hole or surface-

mount technology (SMT) or direct-ship attachment methods, known to those skilled in the art. Digital components are preferably placed on the top of the top card. Radio frequency (RF) components are preferably placed on the bottom of the top card and on the top of the bottom card. This design allows the RF components to have the

5 greatest amount of shielding and should shield the digital components from the RF components as well. In addition, this allows separate digital and RF ground planes. The interposer is preferably a square or rectangular, ring-shaped circuitized structure with ball grid arrays (BGAs) on both the top and bottom surfaces that connect the interposer to the bottom of the top card and the top of the bottom card. The bottom of

10 the bottom card will generally have only a BGA, the BGA preferably being in a joint electron device engineering council (JEDEC) standard array structure to be able to join one multi-level BGA package to another multi-level BGA package. JEDEC is an association that governs standardization rules for electronic packaging.

This packaging scheme has many advantages. Because each card can be a

15 completely separate entity containing analog and/or digital components, each card can be separately designed and tested. Yet, the two cards can be placed together to make a complete digital and RF solution for highly compact systems such as global positioning satellite (GPS) systems. Hand-held GPS systems, in particular, need both RF and digital components placed into as small a space as possible. Furthermore,

20 each card can be sold to customers as a separate package: If the customer wants only the digital card, the customer only need buy the digital card. Components from any vendor can be used on a card and the card joined with the other card by the customer

or the distributor. For instance, if the customer chooses to use a first company's RF components with a different company's digital signal processor (DSP), this is possible. Because the package grows upward and not outward, the size of the system board can be dramatically reduced or even eliminated, or the system board's size may 5 be kept the same and more functionality added to the board. Finally, the package allows attachment of heat sinks or other devices to the top of the package.

Turning now to FIG.s 1-6, the simplest preferred embodiment of the multi-level package is shown. FIG. 1 shows top card 110; FIG. 2 shows interposer 130; and FIG. 3 shows bottom card 150. Top card 110 and bottom card 150 are preferably 10 circuitized cards having through-holes, landing pads, and other similar circuitized mechanisms able to interconnect electronic components to themselves and the card. FIG.s 4 and 5 show cross-sectional views of the three levels as they are preferably connected to create a single, multi-level package. FIG. 6 shows a three-dimensional view of an embodiment of the present invention. Each card supports many different 15 types of components and connection methods for those components. The term "components" is meant to encompass any electrical device, chip, or package that can be mounted to a circuitized card in any known or to be invented manner. The components shown in FIG.s 1-6 are merely exemplary and are not meant to be limiting in any way. FIG.s 4, 5 and 6 show an embodiment of a complete package, 20 wherein interposer 130 is interposed between, and connected to, top card 110 and bottom card 150. The connection mechanisms are preferably ball grid arrays (BGAs),

but could be any method for connecting cards or interposers known to those skilled in the art.

Interposer 130 has an opening 134 defined by inside edge 180. Inside edge 180, its corresponding opening 134, bottom surface 114 of top card 110, and the top 5 surface 142 of bottom card 150, define a cavity 133. Cavity 133 preferably contains a multiplicity of components. These components preferably require electromagnetic shielding, and one or more grounded solder balls 182, 185, and/or 187 on interposer 130 form an electromagnetic (or Faraday) shield. Thus, cavity 133 allows for a very compact, yet three-dimensional package that can offer Faraday shielding.

10       Turning now to FIG. 1, FIG. 1 show three views of one card of a preferred embodiment of the present invention. FIG. 1A shows a top view of top card 110 and the various exemplary digital components on top card 110. All components shown in FIG.s 1-6 are exemplary only. Top surface 112 of top card 110 has a flash random access memory (RAM) 118, a digital signal processor (DSP) 120 and a dynamic 15 random access memory (DRAM) 116. Flash RAM 118, DSP 120, and DRAM 116 are connected to top surface 112 through any manner known to those skilled in the art. For instance, any SMT packaging scheme such as small outline integrated circuit (SOIC), chip scale package (CSP), small outline transistor (SOT), small outline J-lead (SOJ), fine pitch ball grid array (FPBGA), and micro-ball grid array ( $\mu$ -BGA), thin 20 small outline package (TSOP), *etc.* may be used. In addition, direct chip attachment mechanisms (wire-bonding or direct chip attach by using low temperature solder

bump) or through-hole mechanisms may be used. FIG. 1A, in conjunction with FIG. 4, shows three different connection schemes. DRAM 116 is connected to top surface 112 by SOJ leads 117. The connection schemes for flash RAM 118 and DSP 120 will be discussed in reference to FIG. 4.

5 Not shown in FIG. 1 is the routing between DRAM 116, DSP 120, and flash RAM 118. These devices must be connected somehow and the routing for the metal vias between the components may be performed by any manner known to those skilled in the art, such as plated through-holes, surface laminated circuits, *etc.* Top card 110 is preferably at least a four-layer board with power, ground, and two signal 10 planes. Also not shown in FIG. 1 is the through-holes that connect top surface 112 to bottom surface 114 of top card 110. These through-holes electrically connect signals from the components on top surface 112 to components on bottom surface 114.

15 FIG. 1B shows the bottom surface 114 of top card 110. On bottom surface 114 of top card 110 are shown several exemplary components. Bottom surface 114 has real-time clock (RTC) 124, 20 megahertz (MHz) crystal 122, and power manager 126. RTC 124 has a multiplicity of leads 125, 20 MHz clock 122 has two leads 123, and power manager 126 has three leads 127. Again, these components are connected to bottom surface 114 by any method known to those skilled in the art. On the periphery of bottom surface 114 are solder balls 128 of a BGA. Underneath solder 20 balls 128 will be landing pads (not shown) that electrically connect solder balls 128 to the through-holes or metal routing or vias to which the landing pads are connected.

Not shown in FIG. 1B are the metal vias connecting RTC 124, 20 MHz crystal 122 and power manager 126 to themselves and, if necessary, to DRAM 116, flash RAM 118, and DSP 120.

Once top card 110 has all the required components on it, the card can be tested 5 to ensure that it is completely functional. This testing may occur before or after solder balls 128 of the BGA on the periphery of bottom surface 114 are attached to bottom surface 114. After testing, and potentially burn-in, top card 110 should be a complete product that may be sold to customers.

FIG. 1C shows a pick up plate 190 attached to the components on top card 10 110. Pick up plate 190 preferably serves several purposes. First, pick up plate 190 allows a mechanical, vacuum-run device to pick up top card 110 (and anything connected to top card 110) to place top card 110 on another surface for further processing or on a surface whereby top card 110 will be attached to another card. Second, pick up plate 190 acts as a heat sink (this is more apparent in FIG.s 4 and 5). 15 Finally, pick up plate 190 can be joined to an even larger or differently shaped heat sink or a heat sink with a fan attached to enhance heat reduction.

Turning now to FIG. 2, FIG. 2 shows two views of an interposer designed in accordance with a preferred embodiment of the present invention. FIG. 2A shows a top view of interposer 130 and FIG. 2B shows a bottom view of interposer 130. 20 Interposer 130 is preferably a multi-layer board. Referring to both FIG.s 2A and 2B,

interposer 130 has a top surface 138, a bottom surface 136, an outside edge 182 and an inside edge 180. Inside edge 180 defines opening 134. In combination with top card 110, bottom card 150, and solder balls 128, 185, and 187, inside edge 180 defines cavity 133 (illustrated in FIG.s 4 and 5). Cavity 133 will be more particularly 5 described with reference to FIG.s 4 and 5. Arrayed around the periphery of top surface 138 of interposer 130, between inside edge 180 and outside edge 182, are landing pads 140. These pads will make electrical contact with, be joined with, and are aligned with solder balls 128 on the bottom surface 114 of top card 110. Arrayed around the periphery of bottom surface 136 of interposer 130, between inside edge 10 180 and outside edge 182, are more solder balls 185. Behind each solder ball 185 on bottom surface 138 of interposer 130 is a landing pad 140 (not shown in FIG. 2B). Solder balls 185 and landing pads 140 on the bottom surface 136 of interposer 130 can be of different sizes and locations than solder balls 128 and landing pads 140 that join interposer 130 to top card 110.

15 Not shown in FIG. 2 are the metal vias electrically connecting individual landing pads 140 (on either top surface 128 or on bottom surface 136) to other landing pads 140 (on either top surface 138 or on bottom surface 136). In addition, through-holes that connect landing pads 140 on top surface 138 to other landing pads 140 on bottom surface 136, or vice versa, are also not shown.

20 In a preferred embodiment of the invention, the arrays of solder balls form two layers of metal “cages” whereby interposer 130, the solder balls, top card 110 and

bottom card 150 will act as a Faraday or electromagnetic shield for any components placed in cavity 133. Much like the screen covering the window of a microwave oven, the cages of solder balls should prevent most radiation from entering or leaving cavity 133. To act as a Faraday shield, at least some landing pads 140 must be

5       grounded. Preferably, the corner and middle landing pads 140 would be grounded. For an interposer that is a square, with each side being 25 millimeters (mm), grounding the corner and middle landing pads 140 will result in approximately 12mm spaces between grounded balls. It is generally known that a wavelength significantly longer than the distance between grounded areas should not be able to pass through

10      the grounded areas (in this case, the grounded balls). Using the well known formula that the speed of light is equal to frequency times wavelength, and using 12mm as the wavelength, the frequency of radiation would be about 25 gigahertz. This result indicates that frequencies less than 25 gigahertz should be rejected by a caged structure having 12mm between each grounded ball.

15      Of course, this is only a simplistic estimation, because such influencing factors as the amplitude of the waveform attempting to pass through the caged structure have not been taken into account. However, the structure should provide good shielding up to a high frequency. It is recommended that the balls being grounded to create a Faraday shield be selected with approximately equal spacing

20      between grounded balls. If this cannot be performed, the largest space between grounded balls will be the limiting factor as to the radiation shielding capability of the package. For instance, if the package is as previously described, but one side of the

square is only grounded twice at each end of this side, then the limiting wavelength will be about 25mm. This would halve the rejected radiation frequency to about 12 gigahertz. Finally, a certain minimum number of balls must be grounded for the interposer and cage to act as a Faraday shield. Those skilled in the art should keep 5 these concepts in mind when selecting an appropriate grounding scheme.

Although interposer 130 is shown in the preferred embodiment as a square or rectangular ring, other embodiments are possible. In particular, interposer 130 may be made in panel or "window pane" form to ease manufacturing. In this manufacturing process, strips or panels that consist of multiple interposer sections are 10 made. Each interposer section is joined to another interposer section through one or more lines that may be easily broken. In the particular embodiment being described, each interposer section would be shaped like a square or rectangular ring. Layers of similarly made strips would then be laminated together until multiple interposers are developed, complete with routing. The lines between interposers are then broken and 15 each interposer is complete.

Turning now to FIG. 3, FIG. 3 shows two different views of bottom card 150. FIG. 3A shows a top view of bottom card 150, while FIG. 3B shows a bottom view of bottom card 150. Top surface 142 of bottom card 150 has the following exemplary components: 3mm 1.55MHz filter 152 with leads 153; an RF processing section 160; 20 an inductor 154 having leads 155; a 40 MHz crystal 144 having leads 145; and multiple passives 146. Passives 146 will generally be either resistors or capacitors.

RF processing section 160 is a chip attached through direct chip attachment methods to top surface 142 of bottom card 150, and RF processing section 160 includes a direct-chip attached low noise amplifier (LNA) 158 and RF signal processing IC chip 156. All other components are attached to top surface 142 of bottom card 150

5 through any means known to those skilled in the art.

Around the periphery of the top surface the bottom card are a multiplicity of landing pads 140. The various devices are connected together and to landing pads 140 through signal lines that run on top surface 142 of bottom card 150. Around the periphery of bottom surface 170 of bottom card 150 are more landing pads 140 that

10 are hidden in FIG. 3B by solder balls 187. As with previous cards, through holes and/or metal vias can connect landing pads 140 (on either bottom surface 170 or top surface 142 of bottom card 150) to other landing pads 140 (also on either bottom surface 170 or top surface 142 of bottom card 150). Also, solder balls 187 and landing pads 140 can be of different sizes and of different placement than the solder

15 balls and landing pads that joint interposer 130 to top card 110 and interposer 130 (see FIG.s 4 and 5) to bottom card 150. It should also be noted that solder balls 187 do not have to be peripherally placed; they could be placed in the middle of bottom card 150 or entirely cover bottom card 150.

FIG.s 4 and 5 illustrate, through cross-sections A-A' and B-B' (of FIG.s 1-3),

20 respectively, that one particular embodiment of the present invention, package 500, comprises top card 110, interposer 130, and bottom card 150. Top card 110 is

electrically and physically connected to interposer 130 through solder balls 128. Interposer 130 is also connected to bottom card 150 through solder balls 185. Solder balls 187 on bottom surface 170 of bottom card 150 are used to electrically and physically connect package 500 to a system board or other device (not shown). Thus, 5 all packages and chips on top card 110 are able to be connected to other packages and chips on bottom card 150 and to a system board through landing pads 140 and solder balls. Also, FIG.s 4 and 5 illustrate that cavity 133 not only is defined by inner surface 180 of interposer 130, but also is defined by bottom surface 114 of top card 110, top surface 142 of bottom card 150, and the solder balls 128, 185, and 187. Also 10 note that inner surface 180 of interposer 130 defines opening 134. Opening 134 is shown in FIG. 2 but is not shown in FIG.s 4 and 5 to prevent confusion. The components in cavity 133 may be on either the top surface 142 of bottom card 150, on the bottom surface 114 of top card 110, or on both. The thickness of interposer 130 can be adjusted to accommodate the height of the desired components on the top 15 surface 142 of bottom card 150 or on the bottom surface 114 of top card 110. Cavity 133 provides for a very compact, three-dimensional package, as illustrated by FIGs. 4 and 5.

In addition, by providing one or more grounds through solder balls 128, 185, and 187, interposer 130 will act as a Faraday shield to keep electronic radiation from 20 passing through itself. In particular, the combined package of top card 110, interposer 130, bottom card 150, and solder balls 128, 185, and 187 should prevent most electromagnetic radiation from passing into or out of cavity 133. Thus, components

in cavity 133 will be less affected by external electronic radiation generated by components outside of cavity 133. In addition, components on top surface 112 of top card 110 will be shielded from electronic radiation generated by components in cavity 133. For interposer 130 to act as a Faraday shield, one or more solder balls between 5 bottom surface 114 of top card 110 and interposer 130, between top surface 142 of bottom card 150 and interposer 130, or between bottom surface 114 of top card 110 and interposer 130 and top surface 142 of bottom card 150, should be grounded.

FIG.s 4 and 5 also illustrate the many different ways in which devices can be attached to a card. FIG. 4 shows flash RAM 118 being connected to top card 110 through  $\mu$ -BGA 190, DSP chip 120 being connected to top card 110 through direct chip attachments (C4/tincap) 121, 3mm 1.55MHz filter 152 being attached through normal soldering techniques, with its leads 153 attached to bottom card 150, and RF processing section 160 being attached through direct chip attachment means (C4/tincap 161 and underfill 194) to bottom card 150. The direct chip attachment of 10 DSP chip 120 and RF processing integrated circuit (IC) 160 require encapsulation/underfill 192 and 194, respectively. These encapsulations/underfills generally must be cured for some time. Direct chip attachment can be C4/tincap solder balls, as shown in FIG. 5, or wire bonding, or any other method of directly attaching a semiconductor chip to a circuitized card. FIG. 5 shows 40 MHz crystal 15 144 attached to bottom card 150 through its large leads 145 and RTC 124 being attached to top card 110 through its leads 125.

FIG.s 4 and 5 also show pickup plate 190 being attached to the TSOP body of DRAM 116. The means for attaching pickup plate 190 can be any means known to those skilled in the art for attaching a plate to a package or a chip. Optionally, a thermally conducting grease could be placed between the pickup plate 190 and DSP 5 chip's 120 surface to enhance thermal cooling of DSP chip 120.

FIGs. 4 and 5 illustrate that component placement for the various cards is important. If a tall component is placed on the bottom surface 114 of top card 110, then another tall component should not be placed on the top surface 142 of bottom card 150 or else the two components may touch when, and if, the surfaces are 10 connected through interposer 130. Of course, if these components should still need to be in their respective places on their respective cards, a taller interposer 130 may be used to alleviate this problem.

Referring now to FIG. 6, FIG. 6 shows the previously discussed components and cards in a complete, three-dimensional package. FIG. 6 illustrates the compact 15 and three-dimensional nature of package 500. Package 500, in a preferred embodiment, has both digital and analog sections that can provide a complete, integrated solution for handheld devices needing both RF and digital components.

Finally, it should be understood that this packaging scheme is extendible. Should another layer of digital electronics be required, another interposer 130 (the 20 second interposer) and its corresponding sets of solder balls could be placed on top

surface 112 of top card 110 to join top card 110 to yet another card on top of interposer 130. Thus, this second “top” card 110 would connect components on it to the components on top card 110 through the second interposer 130. In addition, should another layer need to be added after bottom card 150, a third interposer 130 5 could be added beneath bottom card 150 to connect a second “bottom” card 150 to the first bottom card 150.

These concepts are illustrated in FIG. 7. FIG. 7 shows another cross-sectional view of package 500 where another interposer 710 has been added to join a third card 10 720 to package 500 to create package 700. Third card 720 is a circuitized card containing pads, through-hole connections, vias and the like for interconnecting electronic components to themselves and third card 720. Interposer 710 in this example is much higher (or deeper) than interposer 130, and interposer 710 joins third card 720 to bottom card 150 through solder balls 187 and 730. Solder balls 750 allow package 700 to be joined to another package or system board. Another cavity 790 is 15 formed by an opening in interposer 710 (the opening is not numbered or shown in FIG. 7 to prevent confusion), bottom card 150, and third card 720.

On third card 720 are exemplary components capacitor 780 and transformer 760. Both capacitor 780 and transformer 760 are joined to third card 720 by through-hole pins 770 and 740, respectively. The components placed on third card 720 are 20 merely exemplary. These components could be analog or digital or mixed analog and digital. In addition, further components could also be placed on bottom surface 170

of bottom card 150. Interposer 710 could be specifically grounded to act as a Faraday shield or not specifically grounded for this purpose. FIG. 7 shows the variety of different configurations that packages made in accordance with the present invention can encompass. Only this cross section (B to B') will be shown, as the cross section for A to A' is similar. What is important is that packages made in accordance with the present invention allow an extensible, three-dimensional, highly compact structure that supports a vast array of components.

Turning now to FIG. 8, FIG. 8 shows a method for making packages 500 or 700 in accordance with these preferred embodiments of the invention. Method 800 begins in step 805 when vias are routed to connect the components that will be placed on the card to each other and to landing pads 140. Generally this routing step will not be performed because the entire card will usually be constructed by a card manufacturer, and the card will already have vias on it when it is received by the manufacturer. However, the step illustrates that the card will generally have all layers, through-holes, landing pads, and other similar routing and connections to enable the proper connection of components and interposers. Interposers also need to have the correct routing formed on them or the correct through-holes formed in them. In addition, electrical connections from interposer 130 to grounds on top card 110 and/or bottom card 150 must be made to ensure that interposer 130 will act as a Faraday shield.

Once the routing and electrical connections are set up, the next step performed (step 810) is to mount components on one side of a card. Mounting the components encompasses all steps known to those skilled in the art that are necessary to mount a component. In particular, encapsulation for direct mount chips will need time to cure 5 and more than one step may be involved in mounting a direct mount chip onto a card. For instance, there will likely need to be some type of low temperature solder flow to mount the chip onto the card. Then the encapsulation or underfill will have to be applied and cured. What is important is that chips or packages can be mounted in a variety of different ways to a card. This step also encompasses adding components to 10 an interposer, but, because of its small size, preferably only small components such as resistors or capacitors will be added. In addition, solder balls may be placed on the card during step 810 if desired.

Once all needed components are connected to one surface of a card, the functionality of the card or interposer may be tested. This is done in step 815. This 15 testing can take any form known to those skilled in the art, *e.g.* burning in and testing using sockets. It is also possible that the step of testing can be delayed until both sides of a card have the required components on them. If errors during testing are found (step 820 = Yes), the errors are fixed and the card is re-worked, if necessary. This repair or rework occurs in step 825. Reworking can be as complex as a complete 20 redesign and rebuild of the card, but re-working will generally only require minor modifications to the card or interposer. If a complete redesign is necessary, step 805

will again be the first step performed. If a complete redesign is not necessary, the card will be retested, in step 815, after minor modifications have been made.

If both surfaces of the card are to have components on them, step 835 is a check to ensure that both surfaces of the card are completed. If another surface of the 5 card needs components placed on that surface (step 835 = No), then steps 805 through 820 are performed to add the components and test the functionality of the card or interposer.

Once all cards are completed (step 835 = Yes), then the cards will generally be connected to each other. Generally, cards will not be joined until step 840 because it 10 is much easier to test cards and/or interposers individually than after they are joined. However, if desired, step 840, wherein interposers and cards are interconnected, may be moved between steps 830 and 835. Preferably, though, all cards will be completed and have components on them before the cards are connected to interposers or other cards. In step 840, an interposer is connected to a card. As an example, top card 110 15 could be joined to interposer 130 in this step. Solder balls may be placed on the card or on the interposer during this step or solder balls may already be on the cards, having been placed there in step 810. The partial package is then tested, if desired, in step 845. If there are errors (step 850 = Yes), the package is re-worked in step 853. Generally this will be a small re-work because the cards themselves will generally 20 already have been tested in step 815.

If there are no errors (step 850 = No), completion of the package is then checked. If the package is complete in step 852 (step 852 = Yes), by having all boards and interposers connected, a pick up plate and/or heat sink can be attached to the top surface of the package in step 855. If another layer has to be added (step 852  
5 = No), such as if interposer 130 must be connected to bottom card 150, then steps 840 to 850 will be completed to add another card or interposer to the package. Once all interposers, cards and optional heat sink/pick up plate have been added to the package, package is complete. The package may now be joined to a system board or, if desired, another package.

10 While the two cards, interposers, and system boards have been described as being joined through BGAs, any method known to those skilled in the art may be used to actually connect the cards, interposer, and system boards.

Thus, the preferred embodiment provides an apparatus and method for creating an extensible multi-level package that can have separate, shielded areas for  
15 digital and RF components. Heat dissipation is also accomplished through the use of pick up plates and/or heat sinks. This multi-level package allows the cards that make it up to be individually tested and sold, and it allows different cards from different manufacturers to be used in the same package. The preferred embodiments of the present invention allow a very compact, three-dimensional package that can house  
20 any number of components having a wide variety of attachment or connection methods.

While the invention has been particularly shown and described with reference to preferred exemplary embodiments thereof, it will be understood by those skilled in the art that variations in form and detail may be made therein without departing from the spirit and scope of the invention.

## CLAIMS

1 1. A package for containing electronic components, the package comprising:  
2 a first circuitized card;  
3 a second circuitized card;  
4 an interposer interposed between the first and second circuitized cards, the  
5 interposer having an opening, the opening of the interposer and the first and  
6 second circuitized card forming a cavity for containing at least one electronic  
7 component.

1 2. The package of claim 1 wherein the interposer, first circuitized card and  
2 second circuitized card act as a Faraday shield for electronic components  
3 placed inside the cavity.

1 3. The package of claim 2 wherein the interposer has at least one connection to at  
2 least one ground.

1    4.    The package of claim 3 wherein the at least one connection is a multiplicity of  
2        connections to the at least one ground, the distance between a connection and  
3        its closest neighboring connection being approximately equal.

1    5.    The package of claim 1 wherein the opening is square and is in the  
2        approximate center of the interposer.

1    6.    The package of claim 1 wherein the interposer is electrically and physically  
2        connected to the first and second circuitized cards.

1    7.    The package of claim 1 wherein the first circuitized card has a top surface and  
2        there is at least one component mounted to the top surface.

1    8.    The package of claim 1 wherein the first circuitized card has a bottom surface  
2        and there is at least one component mounted to the bottom surface.

1 9. The package of claim 1 wherein the second circuitized card has a top surface  
2 and there is at least one component mounted to the top surface.

1 10. The package of claim 1 wherein the second circuitized card has a bottom  
2 surface and there is at least one component mounted to the bottom surface.

1 11. The package of claim 1 wherein the interposer, first circuitized card, and  
2 second circuitized card are circuitized multi-layer organic laminate cards.

1 12. The package of claim 1 wherein the second circuitized card has a bottom  
2 surface and the bottom surface has a ball grid array allowing connection to a  
3 system board.

1 13. The package of claim 6 wherein the first circuitized card and interposer are  
2 connected through surface mount or through-hole technologies and wherein

3                   the interposer and the second circuitized card are connected through surface  
4                   mount or through-hole technologies.

1   14.   The package of claim 13 wherein the interposer and first circuitized card are  
2                   connected through a ball grid array and the interposer and the second  
3                   circuitized card are connected through a ball grid array.

1   15.   The package of claim 1 wherein the first circuitized card has a top surface and  
2                   a bottom surface, the second circuitized card has a top surface and a bottom  
3                   surface, and there is at least one component on the top surface of the first  
4                   circuitized card, there is at least one component the bottom surface of the first  
5                   circuitized card, and there is at least one component the top surface of the  
6                   second circuitized card.

1   16.   The package of claim 1 wherein at least one component is mounted to the first  
2                   circuitized card and wherein the at least one component is attached to a heat  
3                   sink or pick-up plate.

1 17. The package of claim 1 wherein the cavity contains at least one component.

1 18. The package of claim 17 wherein the at least one component inside the cavity  
2 is attached to a bottom surface of the first circuitized card or a top surface of  
3 the second circuitized card and wherein the at least one component is attached  
4 to the bottom surface of the first circuitized card or the top surface of the  
5 second circuitized card through surface mount attachment, direct chip  
6 attachment or through-hole attachment.

1 19. The package of claim 1 wherein the first circuitized card has a top surface and  
2 there is at least one component attached to the top surface of the first  
3 circuitized card through surface mount attachment, direct chip attachment or  
4 through-hole attachment.

1 20. A package for containing electronic components, the package comprising:  
2 a first circuitized card having a top surface and a bottom surface;  
3 a second circuitized card having a top surface and a bottom surface;  
4 an interposer having an opening, a top surface, and a bottom surface, the  
5 interposer being electrically connected to the first circuitized card and the  
6 second circuitized card through a first and second set of connections, the first  
7 set of connections being interposed between the bottom surface of the first  
8 circuitized card and the top surface of the interposer, the second set of  
9 connections being interposed between the bottom surface of the interposer and  
10 the top surface of the second circuitized card, wherein the bottom surface of  
11 the second circuitized card has a third set of connections for attaching the  
12 second circuitized card to a system card, and wherein the opening in the  
13 interposer, the bottom surface of the first circuitized card and the top surface  
14 of the second circuitized card forming a cavity for containing at least one  
15 electronic component.

1 21. The package of claim 20 wherein the cavity contains at least one electronic  
2 component.

1       22. The package of claim 21 wherein the at least one component inside the cavity  
2       is attached to a bottom surface of the first circuitized card or a top surface of  
3       the second circuitized card and wherein the at least one component is attached  
4       to the bottom surface of the first circuitized card or the top surface of the  
5       second circuitized card through surface mount attachment, direct chip  
6       attachment or through-hole attachment.

1       23. The package of claim 21 wherein the first circuitized card has a top surface  
2       and there is at least one component attached to the top surface of the first  
3       circuitized card through surface mount attachment, direct chip attachment or  
4       through-hole attachment.

1       24. The package of claim 20 wherein each set of connections of the first, second,  
2       and third sets of connections is a plurality of surface mount connections, or a  
3       plurality of through-hole connections.

1 25. The package of claim 24 wherein each set of connections of the first, second,  
2 and third sets of connections is a ball grid array.

1 26. The package of claim 20 wherein the interposer acts as a Faraday shield for  
2 electronic components placed inside the cavity.

1 27. The package of claim 26 wherein the interposer has at least one connection to  
2 at least one ground.

1 28. The package of claim 27 wherein the at least one connection is a multiplicity  
2 of connections to the at least one ground, the distance between a connection  
3 and its closest neighboring connection being approximately equal.

1 29. The package of claim 20 wherein the opening is square or rectangular and is in  
2 the approximate center of the interposer.

1 30. The package of claim 20 wherein there is at least one electronic component  
2 mounted to the top surface of the first circuitized card.

1 31. The package of claim 20 wherein there is at least one electronic component  
2 mounted to the bottom surface of the first circuitized card.

1 32. The package of claim 20 wherein there is at least one electronic component  
2 mounted to the top surface of the second circuitized card.

1 33. The package of claim 20 wherein the interposer has at least one electronic  
2 component on its surface.

1 34. The package of claim 20 wherein the interposer, first circuitized card, and  
2 second circuitized card are circuitized multi-layer organic laminate cards.

1 35. The package of claim 20 further comprising a third circuitized card and a  
2 second interposer having a second opening, wherein the third circuitized card,  
3 second circuitized card, and the second opening in the second interposer  
4 define a second cavity for containing at least one electronic component,  
5 wherein the third circuitized card is electrically connected to the second  
6 interposer through a fourth set of connections, and wherein the second  
7 interposer is electrically connected to the second circuitized card through a  
8 fourth set of connections.

1 36. A method for creating a multi-level electronic package, the method  
2 comprising the steps of:  
3 a) connecting a first circuitized card to an interposer, the interposer having an  
4 opening; and  
5 b) connecting a second circuitized card to the interposer, wherein the first  
6 circuitized card, the second circuitized card, and the opening in the interposer  
7 form a cavity for containing electronic components.

1 37. The method of claim 36 further comprising the step of placing at least one  
2 electronic component in the cavity.

1 38. The method of claim 36 further comprising the step of grounding at least one  
2 connection to the interposer so that the interposer and the at least one  
3 connection acts as a Faraday shield.

1 39. The method of claim 38 wherein the at least one connection is a plurality of  
2 connections, and the method further comprises the step of grounding the  
3 plurality of connections such that each ground is approximately equal in  
4 distance from its nearest neighboring ground.

1 40. The method of claim 36 wherein the step of connecting the first circuitized  
2 card to the interposer further comprises the step of connecting the interposer  
3 and the first circuitized card through a ball grid array.

1 41. The method of claim 36 wherein the step of connecting the second circuitized  
2 card to the interposer further comprises the step of connecting the interposer  
3 and the second circuitized card through a ball grid array.

1 42. The method of claim 36 wherein the step of connecting the first circuitized  
2 card to the interposer further comprises the step of connecting the interposer  
3 and the first circuitized card through either a plurality of surface mount  
4 connections or a plurality of through-hole connections.

1    43. The method of claim 36 wherein the step of connecting the second circuitized  
2    card to the interposer further comprises the step of connecting the interposer  
3    and the second circuitized card through either a plurality of surface mount  
4    connections or a plurality of through-hole connections.

1    44. The method of claim 36 wherein the first circuitized card further comprises a  
2    top surface and wherein the method further comprises the step of mounting at  
3    least one electronic component on the top surface of the first circuitized card.

1    45. The method of claim 36 wherein the first circuitized card further comprises a  
2    bottom surface and wherein the method further comprises the step of  
3    mounting at least one electronic component on the bottom surface of the first  
4    circuitized card.

1    46. The method of claim 36 wherein the second circuitized card further comprises  
2    a top surface and wherein the method further comprises the step of mounting

3       at least one electronic component on the top surface of the second circuitized  
4       card.

1   47. The method of claim 36 wherein the second circuitized card further comprises  
2       a bottom surface and wherein the method further comprises the step of  
3       mounting at least one electronic component on the bottom surface of the  
4       second circuitized card.

1   48. The method of claim 36 wherein the second circuitized card further comprises  
2       a bottom surface and the method further comprises the step of attaching a ball  
3       grid array to the bottom surface of the second circuitized card for connection  
4       to a system board.

1   49. The method of claim 48 further comprising the step of connecting the second  
2       circuitized card to a system board.

1 50. The method of claim 44 further comprising the step of attaching a pick-up  
2 plate or heat sink to the at least one electronic component on the top surface of  
3 the first circuitized card.

1 51. The method of claim 36 further comprising the following steps:

2 c) connecting a second interposer having a second opening to the second  
3 circuitized card; and  
4 d) connecting a third circuitized card to the second interposer, wherein the  
5 third circuitized card, second circuitized card, and the second opening in the  
6 second interposer form a second cavity for containing at least one component.


1 52. The method of claim 51 further comprising the step of placing at least one  
2 component in the second cavity.

\*\*\*\*\*


**A MULTI-LEVEL ELECTRONIC PACKAGE AND METHOD FOR MAKING  
SAME**

## ABSTRACT OF THE DISCLOSURE


A multi-level package, and method for making same, that offers a small size with compartmentalized areas that allow for radiation shielding is disclosed. In its simplest embodiment, the invention comprises two cards and an interposer interposed between the two cards. The interposer preferably has an opening, and the combination of the interposer's opening and the two cards form a cavity. The cavity allows for a high amount of components to be packed into a small, three-dimensional space. The interposer supports can act like a Faraday shield. The two cards and interposer can be multi-layered and support any type of chip or package connection on each side of each card or interposer, including through-hole, surface mount, and direct-chip attachment connections. Finally, pick-up plates or heat sinks can be attached to the package.



**FIG. 1A**  
Top Surface of Top Card



**FIG. 1B**  
Bottom Surface of Top Card



**FIG. 1C**




FIG. 2A  
Top Surface of Interposer






FIG. 2B  
Bottom Surface of Interposer



**FIG. 3A**  
Top Surface of Bottom Card



## FIG. 3B




FIG. 4: Cross Section A-A'




FIG. 5: Cross Section B-B'




FIG. 6




FIG. 7: Cross Section B-B'




FIG. 8

(Joint Inventors)  
Docket No.: FI9-98-065

**Declaration and Power of Attorney for  
Patent Application**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**A MULTI-LEVEL ELECTRONIC PACKAGE AND METHOD FOR MAKING SAME**

the specification of which is attached hereto unless the following box is checked:

was filed on \_\_\_\_\_ as United States Application Serial No. or PCT International Application No. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above- identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability as defined in 37 CFR §1.56.

I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

Number	Country	Day/Month/Year	Priority Claimed
_____	_____	_____	Yes <input type="checkbox"/> No <input type="checkbox"/>
_____	_____	_____	Yes <input type="checkbox"/> No <input type="checkbox"/>

(Joint Inventors)  
Docket No.: FI9-98-065

I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional application(s) listed below.

Application Number	Filing Date
_____	_____
_____	_____

I hereby claim the benefit under 35 U.S.C. §120 of any United States application(s), or §365© of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. §112, I acknowledge the duty to disclose information material to patentability of this application as defined in 37 CFR §1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

Prior U.S. Applications:		
Serial No.	Filing Date	Status (patented, pending, abandoned)
_____	_____	_____
_____	_____	_____

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Joseph A. Abate, Reg. No. 30,238; Aziz M. Ahsan, Reg. No. 32,100; Jay Anderson, Reg. No. 38,371; Ira D. Blecker, Reg. No. 29,894; Daryl K. Neff, Reg. No. 38,253; Steven Capella, Reg. No. 33,086; Eric W. Petraske, Reg. No. 28,459; Marc D. Schechter, Reg. No. 28,989; H. Daniel Schnurmann, Reg. No. 35,791; Steven J. Soucar, Reg. No. 32,440; Tiffany Townsend, Reg. No. P-43,199; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,573; Albert L. Schmeiser, Reg. No. 30,681; Arlen L. Olsen, Reg. No. 37,543; Charles T. Watts, Reg. No. 16,564; S. Jared Pitts, Reg. No. 38,579; Michael F. Hoffman, Reg. No. 40,019; Diane E. Smith, Reg. No. 40,180; Robert J. Mauri, Reg. No. 41,180; John A. Merecki, Reg. No. 35,812; Spencer K. Warnick, Reg. No. 40,398; Lori J. Howland, Reg. No. 42,671 and Ronald A. D'Alessandro, Jr., Reg. No. P-42,456.

(Joint Inventors)  
Docket No.: FI9-98-065

Address all correspondence to: S. Jared Pitts  
Schmeiser, Olsen & Watts  
20 W. 1st Street, Suite 107  
Mesa, Arizona 85201

Address all telephone calls to: S. Jared Pitts  
(602) 655-0073

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(1) Inventor: Hormazdyar M. Dalal

Signature: Hormazdyar M. Dalal Sept 21, 1998  
Date

Residence: 16 Cassel Road  
Milton New York 12547

Citizenship: U.S.A.

Post Office  
Address: Same as Residence

(2) Inventor: Gene Joseph Gaudenzi

Signature: Gene Joseph Gaudenzi Sept 21, 1998  
Date

Residence: 38 Oakridge Road  
North Salem New York 10560

Citizenship: U.S.A.

Post Office  
Address: Same as Residence